Application No.: 10/765,403

Filed: January 26, 2004

Page 2 of 16

In The Claims:

The listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

1. (currently amended) A termination circuit for a transmission line, the termination circuit comprising:

an input node receiving an input signal over the transmission line;

an NMOS pull-down transistor a pull-down circuit coupled between the input node and a first reference voltage wherein the pull-down circuit NMOS pull-down transistor is configured to provide an electrical path between the first reference voltage and the input node responsive to the input signal having a first voltage level; and

a <u>PMOS pull-up transistor pull-up circuit</u> coupled between the input node and a second reference voltage wherein the <u>PMOS pull-up transistor pull-up circuit</u> is configured to provide an electrical path between the second reference voltage and the input node responsive to the input signal having a second voltage level, wherein the first reference voltage is less than the second reference voltage and wherein the first voltage level is greater than the second voltage level;

wherein the <u>NMOS pull-down transistor</u> pull-down-circuit maintains the electrical path between the first reference voltage and the input node while the input signal is maintained steady state at the first voltage level;

wherein the <u>PMOS pull-up transistor</u> pull-up-circuit maintains the electrical path between the second reference voltage and the input node while the input signal is maintained steady state at the second voltage level.

2. (original) A termination circuit according to Claim 1 wherein the first voltage level comprises a logic high voltage level and wherein the second voltage level comprises a logic low voltage level.

Application No.: 10/765,403

Filed: January 26, 2004

Page 3 of 16

3. (original) A termination circuit according to Claim 1 wherein the first reference voltage comprises a ground voltage and the second reference voltage comprises a supply voltage.

4. (currently amended) A termination circuit according to Claim 1 wherein:

the <u>NMOS pull-down transistor</u> pull-down circuit is further configured to block the electrical path between the first reference voltage and the input node responsive to the input signal having the second voltage level; and

the <u>PMOS pull-up transistor</u> pull-up circuit is further configured to block the electrical current path between the second reference voltage and the input node responsive to the input signal having the first voltage level.

- 5. (currently amended) A termination circuit according to Claim 4 wherein the <u>NMOS</u> <u>pull-down transistor pull-down</u> and <u>the PMOS pull-up transistor pull-up circuits</u> are further configured to provide electrical paths between the input node and both of the first and second reference voltages at a same time during a transition of the input signal between the first and second voltage levels.
- 6. (currently amended) A termination circuit according to Claim 1 <u>further comprising:</u> wherein the pull-down circuit includes

a pull-down resistor and a pull-down transistor coupled in series with the NMOS pull-down transistor between the input node and the first reference voltage.

7. (currently amended) A termination circuit according to Claim 6 A termination circuit for a transmission line, the termination circuit comprising:

an input node receiving an input signal over the transmission line;

a pull-down circuit coupled between the input node and a first reference voltage wherein the pull-down circuit is configured to provide an electrical path between the first reference voltage and the input node responsive to the input signal having a first voltage level; and

Application No.: 10/765,403

Filed: January 26, 2004

Page 4 of 16

a pull-up circuit coupled between the input node and a second reference voltage wherein the pull-up circuit is configured to provide an electrical path between the second reference voltage and the input node responsive to the input signal having a second voltage level, wherein the first reference voltage is less than the second reference voltage and wherein the first voltage level is greater than the second voltage level;

wherein the pull-down circuit maintains the electrical path between the first reference voltage and the input node while the input signal is maintained steady state at the first voltage level;

wherein the pull-up circuit maintains the electrical path between the second reference voltage and the input node while the input signal is maintained steady state at the second voltage level;

wherein the pull-down circuit includes a pull-down resistor and a pull-down transistor coupled in series between the input node and the first reference voltage;

wherein the pull-down circuit includes a first input resistor connected between the input node and a control electrode of the pull-down transistor.

- 8. (original) A termination circuit according to Claim 7 wherein the pull-down transistor comprises an NMOS transistor.
- 9. (currently amended) A termination circuit according to Claim 1 <u>further comprising:</u> wherein the pull-up circuit includes

a pull-up resistor and a-pull-up transistor coupled in series with the PMOS pull-up transistor between the input node and the second reference voltage.

10. (currently amended) A termination circuit according to Claim 9 A termination circuit for a transmission line, the termination circuit comprising:

an input node receiving an input signal over the transmission line;

Application No.: 10/765,403

Filed: January 26, 2004

Page 5 of 16

a pull-down circuit coupled between the input node and a first reference voltage wherein the pull-down circuit is configured to provide an electrical path between the first reference voltage and the input node responsive to the input signal having a first voltage level; and

a pull-up circuit coupled between the input node and a second reference voltage wherein the pull-up circuit is configured to provide an electrical path between the second reference voltage and the input node responsive to the input signal having a second voltage level, wherein the first reference voltage is less than the second reference voltage and wherein the first voltage level is greater than the second voltage level;

wherein the pull-down circuit maintains the electrical path between the first reference voltage and the input node while the input signal is maintained steady state at the first voltage level;

wherein the pull-up circuit maintains the electrical path between the second reference voltage and the input node while the input signal is maintained steady state at the second voltage level;

wherein the pull-up circuit includes a pull-up resistor and a pull-up transistor coupled in series between the input node and the second reference voltage;

wherein the pull-up circuit includes a pull-up input resistor connected between the input node and a control electrode of the pull-up transistor.

- 11. (original) A termination circuit according to Claim 10 wherein the pull-up transistor comprises a PMOS transistor.
- 12. (currently amended) A termination circuit according to Claim 1 <u>further comprising:</u> wherein the pull-down circuit includes

a pull-down resistor and a pull-down transistor coupled in series with the NMOS pull-down transistor between the input node and the first reference voltage; and , and wherein the pull-up circuit includes

a pull-up resistor and a pull-up transistor coupled in series with the PMOS pull-up transistor between the input node and the second reference voltage.

Application No.: 10/765,403

Filed: January 26, 2004

Page 6 of 16

13. (currently amended) A termination circuit according to Claim 12 A termination circuit for a transmission line, the termination circuit comprising:

an input node receiving an input signal over the transmission line;

a pull-down circuit coupled between the input node and a first reference voltage wherein the pull-down circuit is configured to provide an electrical path between the first reference voltage and the input node responsive to the input signal having a first voltage level; and

a pull-up circuit coupled between the input node and a second reference voltage wherein the pull-up circuit is configured to provide an electrical path between the second reference voltage and the input node responsive to the input signal having a second voltage level, wherein the first reference voltage is less than the second reference voltage and wherein the first voltage level is greater than the second voltage level;

wherein the pull-down circuit maintains the electrical path between the first reference voltage and the input node while the input signal is maintained steady state at the first voltage level;

wherein the pull-up circuit maintains the electrical path between the second reference voltage and the input node while the input signal is maintained steady state at the second voltage level;

wherein the pull-down circuit includes a pull-down resistor and a pull-down transistor coupled in series between the input node and the first reference voltage, and wherein the pull-up circuit includes a pull-up resistor and a pull-up transistor coupled in series between the input node and the second reference voltage;

wherein the pull-down circuit includes a first input resistor connected between the input node and a control electrode of the pull-down transistor, and wherein the pull-up circuit includes a pull-up resistor and a pull-up transistor coupled in series between the input node and the second reference voltage.

Application No.: 10/765,403

Filed: January 26, 2004

Page 7 of 16

14. (original) A termination circuit according to Claim 13 wherein the pull-down

transistor comprises an NMOS transistor, and wherein the pull-up transistor comprises a PMOS

transistor.

15. (canceled).

16. (canceled).

17. (canceled).

18. (canceled).

19. (canceled).

20. (previously presented) A termination circuit which reduces ringing and dynamic

current, which occur when an input signal is transmitted through a transmission line to an input

node, the termination circuit comprising:

a first switching unit which includes a first termination resistor used to form a path for

current flow between the input node and a first voltage when a voltage level of the input signal is

at a first level; and

a second switching unit which includes a second termination resistor used to form a path

for current flow between the input node and a second voltage when the voltage level of the input

signal is at a second level,

wherein the first voltage is less than the second voltage,

wherein the first level is high and the second level is low,

wherein termination resistance of the first and second switching units are maintained

level to a resistance of the transmission line when the voltage level of the input signal is changed.

Application No.: 10/765,403

Filed: January 26, 2004

Page 8 of 16

21. (previously presented) The termination circuit of claim 20, wherein the first

switching unit comprises a first transistor, including a first end connected to the first voltage and

a gate receiving the input signal, and the first termination resistor, which is connected between a

second end of the first transistor and the input node.

22. (previously presented) The termination circuit of claim 21, wherein the first

switching unit further comprises a first resistor, which is used to protect the gate of the first

transistor and is positioned between the input node and the gate of the first transistor.

23. (original) The termination circuit of claim 21, wherein the first transistor is an

NMOS transistor.

24. (previously presented) The termination circuit of claim 20, wherein the second

switching unit comprises a second transistor, including a first end connected to the second

voltage and a gate receiving the input signal, and the second termination resistor, which is

connected between a second end of the second transistor and the input node.

25. (previously presented) The termination circuit of claim 24, wherein the second

switching unit further comprises a second resistor, which is used to protect the gate of the second-

transistor and is positioned between the input node and the gate of the second transistor.

26. (original) The termination circuit of claim 25, wherein the second transistor is a

PMOS transistor.

27. (original) The termination circuit of claim 20, wherein a voltage level of the first

voltage is the same as a voltage level of a ground voltage, and a voltage level of the second

voltage is the same as a voltage level of a supply voltage.

Claim 28 (cancelled).

Application No.: 10/765,403

Filed: January 26, 2004

Page 9 of 16

29. (original) The termination circuit of claim 20, wherein the termination circuit is

mounted in a semiconductor chip.

30. (previously presented) A termination circuit which reduces ringing and dynamic

current which occur when an input signal is transmitted through a transmission line to an input

- node, the termination circuit comprising:

a first termination unit which includes a first termination resistor coupled between the

input node and a ground voltage allowing impedance matching at the input node to be performed

by using a the ground voltage when a voltage level of the input signal at the input node is high;

and

a second termination unit which includes a second termination resistor coupled between

the input node and a supply voltage allowing impedance matching at the input node to be

performed by using the supply voltage when a voltage level of the input signal at the input node

is low,

wherein termination resistance of the first and second termination units are maintained

level to a resistance of the transmission line when the voltage level of the input signal changes.

31. (previously presented) The termination circuit of claim 30, wherein the first

termination unit further comprises an NMOS transistor, including a first end connected to the

ground voltage and a gate receiving the input signal, and the first termination resistor, which is

connected between a second end of the NMOS transistor and the input node.

32. (previously presented) The termination circuit of claim 30, wherein the first

termination unit further comprises a first resistor, which is used to protect the gate of the NMOS

transistor and is positioned between the input node and the gate of the NMOS transistor.

33. (previously presented) The termination circuit of claim 30, wherein the second

termination unit further comprises a PMOS transistor, including a first end connected to the

Application No.: 10/765,403

Filed: January 26, 2004

Page 10 of 16

supply voltage and a gate receiving the input signal, and the second termination resistor, which is connected between a second end of the PMOS transistor and the input node.

- 34. (previously presented) The termination circuit of claim 33, wherein the second termination unit further comprises a second resistor, which is used to protect the gate of the PMOS transistor and is positioned between the input node and the gate of the PMOS transistor.
- 35. (original) The termination circuit of claim 30, wherein the termination circuit is mounted on a semiconductor chip.
- 36. (currently amended) A termination circuit which reduces ringing and dynamic current, which occur when an input signal is transmitted through a transmission line to an input node, the termination circuit comprising:

a pull-down unit <u>including an NMOS pull-down transistor</u> which prevents a voltage level at the input node from reaching a voltage level of a second voltage when a voltage level of the input signal at the input node is at a first level; and

a pull-up unit <u>including a PMOS pull-up transistor</u> which prevents a voltage level at the input node from reaching a voltage level of a first voltage when a voltage level of the input signal at the input node is at a second level,

wherein a voltage level of the first voltage is the same as a voltage level of a ground voltage, and a voltage level of the second voltage is the same as a voltage level of a supply voltage,

wherein the first level is high, and the second level is low.

37. (currently amended) The termination circuit of claim 36, the pull-down unit further emprises: wherein the an NMOS pull-down transistor including includes a first end connected to the first voltage and a gate receiving the input signal, and ; and wherein the pull-down unit further includes a first termination resistor which is connected between a second end of the NMOS pull-down transistor and the input node.

Application No.: 10/765,403

Filed: January 26, 2004

Page 11 of 16

38. (currently amended) The termination circuit of claim 37, A termination circuit which reduces ringing and dynamic current, which occur when an input signal is transmitted through a transmission line to an input node, the termination circuit comprising:

a pull-down unit which prevents a voltage level at the input node from reaching a voltage level of a second voltage when a voltage level of the input signal at the input node is at a first level; and

a pull-up unit which prevents a voltage level at the input node from reaching a voltage level of a first voltage when a voltage level of the input signal at the input node is at a second level,

wherein a voltage level of the first voltage is the same as a voltage level of a ground voltage, and a voltage level of the second voltage is the same as a voltage level of a supply voltage,

wherein the first level is high, and the second level is low;

wherein the pull-down unit further comprises an NMOS transistor including a first end connected to the first voltage and a gate receiving the input signal, and a first termination resistor which is connected between a second end of the NMOS transistor and the input node;

wherein the pull-down unit further comprises a first resistor, which is used to protect the gate of the NMOS transistor, between the input node and the gate of the NMOS transistor.

- 39. (currently amended) The termination circuit of claim 36, wherein the pull-up unit further comprises: a the PMOS pull-up transistor including includes a first end connected to the second voltage and a gate to receiving the input signal, and ; and wherein the pull-up unit further includes a second termination resistor which is connected between a second end of the PMOS pull-up transistor and the input node.
- 40. (previously presented) The termination circuit of claim 39, A termination circuit which reduces ringing and dynamic current, which occur when an input signal is transmitted through a transmission line to an input node, the termination circuit comprising:

Application No.: 10/765,403

Filed: January 26, 2004

Page 12 of 16

a pull-down unit which prevents a voltage level at the input node from reaching a voltage level of a second voltage when a voltage level of the input signal at the input node is at a first

level; and

a pull-up unit which prevents a voltage level at the input node from reaching a voltage level of a first voltage when a voltage level of the input signal at the input node is at a second

<u>level,</u>

wherein a voltage level of the first voltage is the same as a voltage level of a ground voltage, and a voltage level of the second voltage is the same as a voltage level of a supply voltage,

wherein the first level is high, and the second level is low;

wherein the pull-up unit further comprises a PMOS transistor including a first end connected to the second voltage and a gate to receiving the input signal, and a second termination resistor which is connected between a second end of the PMOS transistor and the input node;

wherein the pull-up unit further comprises a second resistor, which is used to protect the gate of the PMOS transistor, between the input node and the gate of the PMOS transistor.

Claims 41-42 (cancelled).

43. (original) The termination circuit of claim 36, wherein the termination circuit is mounted in a semiconductor chip.

44. (new) A termination circuit according to Claim 1 further comprising:

a first input resistor coupled between the input node and a gate electrode of the NMOS transistor; and

a second input resistor coupled between the input node and a gate electrode of the PMOS transistor.

Attorney Docket No. 5649-1180 Application No.: 10/765,403 Filed: January 26, 2004

Page 13 of 16

45. (new) A termination circuit according to Claim 13 wherein the pull-up circuit includes a second input resistor connected between the input node and a control electrode of the pull-up transistor.